


## SPK11R1LM4H-1 LOW-POWER MULTIMODE DIGITAL BOTTOM PORT SISONIC™ MICROPHONE

The SPK11R1LM4H-1 is a high-performance, low power, bottom port silicon digital microphone with a single bit PDM output. Using Syntiant's proven high performance SiSonic™ MEMS technology, the SPK11R1LM4H-1 consists of an acoustic sensor, a low noise input buffer, and a sigma-delta modulator. These devices are suitable for applications such as laptop computers and automotive where low power and excellent wideband audio performance and RF immunity are required. In addition, the SPK11R1LM4H-1 offers multiple performance modes.




### ABSOLUTE MAXIMUM RATINGS

Table 1: Absolute Maximum Ratings

| Parameter                     | Absolute Maximum Rating     | Units |
|-------------------------------|-----------------------------|-------|
| Vdd to Ground                 | -0.5, +5.0                  | V     |
| DATA, CLOCK, SELECT to Ground | -0.3, +5.0                  | V     |
| Input Current                 | ±5                          | mA    |
| Short Circuit to/from DATA    | Indefinite to Ground or Vdd | sec   |
| Storage Temperature           | -40 to +100                 | °C    |
| Operating Temperature         | -40 to +100                 | °C    |

Stresses exceeding these "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation at these or any other conditions beyond those indicated under "Acoustic & Electrical Specifications" is not implied. Exposure beyond those indicated under "Acoustic & Electrical Specifications" for extended periods may affect device reliability.



### PRODUCT FEATURES

- Low Current Consumption
- Low Latency
- High SNR
- Excellent Robustness and Reliability
- Flat Frequency Response
- High Drive Capability
- RF Shielded
- Bottom Port
- Sensitivity Matching
- Supports Dual Multiplexed Channels
- Multiple Performance Modes (Sleep, Low-Power, Normal)
- Ultra-Stable Performance
- Omnidirectional
- Standard SMD Reflow
- LGA Package

### TYPICAL APPLICATIONS

- Laptop Computers
- Automotive

ACOUSTIC & ELECTRICAL SPECIFICATIONS<sup>1</sup>

Table 2: General Microphone Specifications

Test Conditions: 23 ±2°C, 55±20% R.H., Vdd=1.8 V, Tedge ≤ 6ns, unless otherwise indicated

| Parameter                           | Symbol | Conditions   | Min                       | Typ         | Max   | Units |
|-------------------------------------|--------|--|---------------------------|-------------|-------|-------|
| Supply Voltage                      | Vdd    |  | 1.62                      | 1.8         | 1.98  | V     |
| Low Frequency Rolloff               | LFRO   | -3dB relative to 1 kHz   | -                         | 20          | -     | Hz    |
| High Frequency Flatness             |        | +3dB relative to 1 kHz   | -                         | 15          | -     | kHz   |
| Resonant Frequency Peak             | Fres   | Free Field response  | -                         | 29          | -     | kHz   |
| Latency                             |        | @ 4kHz, Fclock = 2.4 MHz   | -                         | 3           | -     | µs    |
| DC Offset                           |        | SEL = 0 / SEL = 1: Fullscale = ±100%   | -                         | 0.0 / -0.39 | -     | %     |
| Directivity                         |        |  | Omnidirectional           |             |       |       |
| Polarity                            |        | Increasing sound pressure  | Increasing density of 1's |             |       |       |
| Data Format                         |        |  | ½ Cycle PDM               |             |       |       |
| Sensitivity Drop                    |        | Vdd(min) ≤ Vdd ≤ Vdd(max)  | -                         | -           | ±0.25 | dB    |
| Clock Input Capacitance             | Cin    |  | -                         | 8           | -     | pF    |
| Data Output Capacitance             | Cout   |  | -                         | 60          | -     | pF    |
| Data Output Load                    | Cload  |  | -                         | -           | 110   | pF    |
| SELECT (high)                       |        |  | Vdd-0.2                   | -           | Vdd   | V     |
| SELECT (low)                        |        |  | -0.3                      | -           | 0.2   | V     |
| Short Circuit Current               | Isc    | Grounded DATA pin  | 1                         | -           | 20    | mA    |
| Fall-asleep Time <sup>3,4</sup>     |        | Fclock < 1kHz  | -                         | -           | 10    | ms    |
| Wake-up Time <sup>3,5</sup>         |        | Fclock ≥ 380kHz  | -                         | -           | 20    | ms    |
| Startup Time <sup>3</sup>           |        | Powered Down → Active, S within 1 dB of final value  | -                         | -           | 20    | ms    |
| Time to First Data Bit <sup>6</sup> |        | Time from valid Vdd and CLK until the first logical bit is driven on the DATA line. The output is tristate until First Data Bit. Initial output bits represent muted audio. Audio data will follow Startup Time. | -                         | 2           | 3     | ms    |
| Mode-Change Time <sup>3, 6</sup>    |        | Low Power Mode ⇔ Normal Mode   | -                         | -           | 20    | ms    |

Table 3: Normal Mode

Test Conditions: 23 ±2°C, 55±20% R.H., Vdd=1.8 V, Fclock = 2.4 MHz (D.C. = 50%), Tedge ≤ 6ns, BW=20-20kHz, SELECT grounded, no load, unless otherwise indicated

| Parameter                            | Symbol | Conditions                                     | Min  | Typ  | Max | Units   |
|--------------------------------------|--------|--|------|------|-----|---------|
| Supply Current <sup>2</sup>          | Idd    | Fclock = 1.536 MHz                             | -    | 315  | -   | μA      |
|                                      |        | Fclock = 2.4 MHz                               | -    | 450  | -   |         |
|                                      |        | Fclock = 3.072 MHz                             | -    | 510  | -   |         |
| Sensitivity                          | S      | 94 dB SPL @ 1 kHz                              | -27  | -26  | -25 | dBFS    |
| Signal to Noise Ratio<br>(20~20kHz)  | SNR    | Fclock=1.536MHz, 94 dB SPL @ 1 kHz, A-weighted | -    | 66.5 | -   | dB(A)   |
|                                      |        | Fclock=2.4MHz, 94 dB SPL @ 1 kHz, A-weighted   | -    | 69.5 | -   |         |
|                                      |        | Fclock=3.072MHz, 94 dB SPL @ 1 kHz, A-weighted | 69.5 | 70.5 | -   |         |
| Signal to Noise Ratio<br>(100~12kHz) |        | Fclock=2.4MHz, 94 dB SPL @ 1 kHz, A-weighted   | -    | 70.5 | -   |         |
|                                      |        | Fclock=3.072MHz, 94 dB SPL @ 1 kHz, A-weighted | -    | 71.2 | -   |         |
| Near-Ultrasonic SNR                  |        | 94 dB SPL, @ 19 kHz, BW = 18.5 - 20.0 kHz      | -    | 80   | -   | dB      |
| Total Harmonic Distortion            | THD    | 94 dB SPL @ 1 kHz                              | -    | 0.2  | -   | %       |
|                                      |        | 120 dB SPL @ 1 kHz                             | -    | 0.6  | -   |         |
|                                      |        | 1% THD @ 1 kHz, S = typ                        | -    | 119  | -   | dB SPL  |
| Acoustic Overload Point              | AOP    | 10% THD @ 1 kHz, S = typ                       | -    | 121  | -   | dB SPL  |
| Power Supply Rejection Ratio         | PSRR   | 200 mVpp sinewave @ 1 kHz                      | -    | 77   | -   | dB V/FS |

Table 4: Low-Power Mode

Test Conditions: 23 ±2°C, 55±20% R.H., Vdd=1.8 V, Fclock = 768 kHz (D.C. = 50%), Tedge ≤ 6ns, BW=20-8kHz, SELECT grounded, no load, unless otherwise indicated

| Parameter                    | Symbol | Conditions                                 | Min | Typ  | Max | Units  |
|------------------------------|--------|--|-----|------|-----|--------|
| Supply Current <sup>2</sup>  | Idd    |  | -   | 200  | -   | μA     |
| Sensitivity                  | S      | 94 dB SPL @ 1 kHz                          | -27 | -26  | -25 | dBFS   |
| Signal to Noise Ratio        | SNR    | 94 dB SPL @ 1 kHz, A-weighted (BW = 8 kHz) | -   | 67.5 | -   | dB(A)  |
| Total Harmonic Distortion    | THD    | 94 dB SPL @ 1 kHz                          | -   | 0.2  | -   | %      |
|                              |        | 1% THD @ 1 kHz, S = typ                    | -   | 119  | -   | dB SPL |
| Acoustic Overload Point      | AOP    | 10% THD @ 1 kHz, S = typ                   | -   | 121  | -   | dB SPL |
| Power Supply Rejection Ratio | PSRR   | 200 mVpp sinewave @ 1 kHz                  | -   | 77   | -   | dBV/FS |

# SPK11R1LM4H-1

## LOW-POWER MULTIMODE DIGITAL BOTTOM PORT SISONIC™ MICROPHONE

# SYNTIANT®

Table 5: Sleep Mode

Test Conditions: 23 ±2°C, 55±20% R.H., Vdd=1.8 V, Fclock = 0 Hz, SELECT grounded, no load, unless otherwise indicated

| Parameter     | Symbol | Conditions | Min | Typ | Max | Units |
|---------------|--------|------------|-----|-----|-----|-------|
| Sleep Current | Isleep |            | -   | -   | 1   | µA    |

<sup>1</sup> Sensitivity and Supply Current are 100% tested.

<sup>2</sup> Power consumption varies with Cload according to:  $\Delta P = 1/3 \cdot V_{io} \cdot V_{io} \cdot \Delta C_{load} \cdot F_{clock}$ .

<sup>3</sup> Valid microphones states are: Powered Down Mode (mic off), Sleep Mode (low current, DATA = high-Z, fast startup), Low-Power Mode (low clock speed) and Normal Mode.

<sup>4</sup> Time from Fclock < 250 kHz to Isleep specification is met when transitioning from Active Mode to Sleep Mode.

<sup>5</sup> Time from Fclock ≥ 380 kHz to all applicable specifications are met when transitioning from Sleep Mode to Active Mode.

<sup>6</sup> Audio is temporarily muted during the transition between any microphone state.

Table 6: Digital Interface

Test Conditions: 23 ±2°C, 55±20% R.H., Vdd=1.8 V, Tedge ≤ 6ns, unless otherwise indicated

| Parameter                                   | Symbol | Conditions   | Min          | Typ    | Max         | Units |
|---|--------|--|--------------|--------|-------------|-------|
| Logic Input High <sup>7</sup>               | Vih    |  | 0.65xVdd     | -      | Vdd+0.3     | V     |
| Logic Input Low <sup>7</sup>                | Vil    |  | -0.3         | -      | 0.35xVdd    | V     |
| Logic Output High <sup>7</sup>              | Voh    | I <sub>OUT</sub> = 2 mA                            | 0.75xVdd     | -      | Vdd         | V     |
| Logic Output Low <sup>7</sup>               | Vol    | I <sub>OUT</sub> = 2 mA                            | 0            | -      | 0.25xVdd    | V     |
| Low→High Threshold <sup>8</sup>             | VI-h   |  | -            | -      | 0.65xVdd    | V     |
| High→Low Threshold <sup>8</sup>             | Vh-l   |  | 0.35xVdd     | -      | -           | V     |
| Hysteresis Width <sup>8</sup>               | Vhyst  |  | 0.1xVDD      | -      | 0.5xVDD     | V     |
| Clock Frequency <sup>7</sup>                | Fclock | Sleep Mode   | 0            | -      | 250         | kHz   |
|   |        | Low-Power Mode                                     | 380<br>730   | -<br>- | 645<br>1050 |       |
|   |        | Normal Mode  | 1.15<br>1.92 | -<br>- | 1.73<br>2.1 | MHz   |
|   |        |  | 2.35<br>2.83 | -<br>- | 2.56<br>3.3 |       |
| Clock Duty Cycle                            | D.C.   |  | 40           | 50     | 60          | %     |
| Delay Time to Data Line Driven <sup>7</sup> | Tdd    |  | 40           | -      | 80          | ns    |
| Delay Time to Valid Data <sup>7</sup>       | Tdv    | Max Cload  | -            | -      | 150         | ns    |
| Delay Time to High Z <sup>7</sup>           | Tdz    |  | 5            | -      | 30          | ns    |
| Hold Time <sup>7</sup>                      | Thold  | dependent on Cload as observed by the input device | 5            | -      | -           | ns    |

<sup>7</sup> See Figure 1: Timing Diagram.

<sup>8</sup> See Figure 2: Hysteresis Diagram.

# SPK11R1LM4H-1

## LOW-POWER MULTIMODE DIGITAL BOTTOM PORT SISONIC™ MICROPHONE

**SYNTIANT®**

Figure 1: Timing Diagram




Figure 2: Hysteresis Diagram




Figure 3: State Diagram




Figure 4: Typical Stereo Application Circuit





Figure 5: Typical Single-Microphone Application Circuit



### NOTES:

All Ground pins must be connected to ground.  
If necessary to improve RF performance, optional series components (resistors, ferrites, etc.) should be placed closest to the microphone pads.  
Bypass capacitors should be placed near each Vdd pin for best performance.  
Capacitors near the microphone should not contain Class 2 dielectrics due to their piezoelectric effect.

Table 7: SELECT Functionality

| Microphone | SELECT | Asserts DATA on  | Latch DATA on    |
|------------|--------|------------------|------------------|
| Mic (High) | Vdd    | CLK rising edge  | CLK falling edge |
| Mic (Low)  | Ground | CLK falling edge | CLK rising edge  |

PERFORMANCE CURVES

Test Conditions: 23 ±2°C, 55±20% R.H., Vdd=1.8 V, Fclock = 2.4 MHz, SELECT grounded, no load, unless otherwise indicated

Figure 6: Typical Free Field Magnitude and Masks




Figure 7: Typical THD vs SPL




Figure 8: Typical Phase and Group Delay




Figure 9: Typical THD vs Frequency




Figure 10: Typical Free Field Ultrasonic Response




Figure 12: Noise Floor Power Spectral Density




Figure 11: Typical Idd vs Vdd




Figure 13: Typical PSRR






Figure 14: Typical Input-Referred 1/3 Octave Integrated Noise Spectrum




MECHANICAL SPECIFICATIONS




| Item               | Dimension | Tolerance | Pin # | Pin Name | Type      | Description   |
|--------------------|-----------|-----------|-------|----------|-----------|---|
| Length (L)         | 4.0       | ±0.10     | 1     | DATA     | Digital O | PDM Output  |
| Width (W)          | 3.0       | ±0.10     | 2     | Vdd      | Power     | Power Supply: Do not connect to GND while CLOCK is applied. |
| Height (H)         | 1.2       | ±0.10     | 3     | CLOCK    | Digital I | Clock Input   |
| Acoustic Port (AP) | Ø0.600    | ±0.05     | 4     | SELECT   | Digital I | Lo/Hi (L/R) Select<br>Connect to Vdd or GND                 |
| PCB Thickness (T)  | 0.245     | ±0.05     | 5     | GROUND   | Power     | Ground  |

Example Land Pattern




Example Solder Stencil Pattern



NOTES:


Pick Area only extends to 0.25 mm of any edge or hole unless otherwise specified.  
Dimensions are in millimeters unless otherwise specified.  
Tolerance is ±0.15mm unless otherwise specified

In the acoustic path, the recommended PCB Hole Diameter is 0.9 ≤ D ≤ 1.0mm, the recommended Gasket Cavity Diameter is D ≥ 1.2mm and the recommended Case Hole Diameter is 1.0 ≤ D ≤ 1.5mm. Further optimizations based on application should be performed.






PACKAGING & MARKING DETAIL



| Model Number  | Suffix | Reel Diameter | Quantity Per Reel |
|---------------|--------|---------------|-------------------|
| SPK11R1LM4H-1 | -7     | 13"           | 5700              |

| Component    | Surface Resistance (ohms)          |
|--------------|------------------------------------|
| Reel         | 10 <sup>5</sup> - 10 <sup>9</sup>  |
| Carrier Tape | 10 <sup>5</sup> - 10 <sup>9</sup>  |
| Cover Tape   | 10 <sup>4</sup> - 10 <sup>10</sup> |




Letter: "o", orientation mark (pin 1)  
AAAAAA = Internal Code  
2D barcode "ABCDEFGHJKLMNPQRSTUVWXYZ0123456789":  
Unique Job Identification Number for product traceability

NOTES:

Dimensions are in millimeters unless otherwise specified.  
Vacuum pickup only in the pick area indicated in Mechanical Specifications.  
Tape & reel per EIA-481.  
Labels applied directly to reel and external package.  
Shelf life: Twelve (12) months when devices are stored in the factory-supplied, unopened ESD moisture sensitive bag under the maximum environmental conditions of 30°C, 70% R.H.

RECOMMENDED REFLOW PROFILE



| Profile Feature  | Pb-Free                          |
|--|----------------------------------|
| Average Ramp-up rate ( $T_{SMAX}$ to $T_P$ )   | 3°C/second max.                  |
| Preheat <ul style="list-style-type: none"><li>Temperature Min (<math>T_{SMIN}</math>)</li><li>Temperature Max (<math>T_{SMAX}</math>)</li><li>Time (<math>T_{SMIN}</math> to <math>T_{SMAX}</math>) (<math>t_s</math>)</li></ul> | 150°C<br>200°C<br>60-180 seconds |
| Time maintained above: <ul style="list-style-type: none"><li>Temperature (<math>T_L</math>)</li><li>Time (<math>t_L</math>)</li></ul>  | 217°C<br>60-150 seconds          |
| Peak Temperature ( $T_P$ )   | 260°C                            |
| Time within 5°C of actual Peak Temperature ( $t_P$ )   | 20-40 seconds                    |
| Ramp-down rate ( $T_P$ to $T_{SMAX}$ )   | 6°C/second max                   |
| Time 25°C to Peak Temperature  | 8 minutes max                    |

NOTES:

Based on IPC/JDEC J-STD-020 Revision C.

All temperatures refer to topside of the package, measured on the package body surface.

The actual reflow profile used should be optimized based on the reflow requirements of all components, board design, solder paste formulation and reflow equipment used. Details of recommended handling and manufacturing processes can be found in AN25 SMT Manufacturing Guidelines for SiSonic™ Microphones.

ADDITIONAL NOTES

- (A) MSL (moisture sensitivity level) Class 1.
- (B) Maximum of 3 reflow cycles is recommended.
- (C) In order to minimize device damage:
  - Do not board wash or clean after the reflow process.
  - Do not brush board with or without solvents after the reflow process.
  - Do not directly expose to ultrasonic processing, welding, or cleaning.
  - Do not insert any object in port hole of device at any time.
  - Do not apply over 30 psi of air pressure into the port hole.
  - Do not pull a vacuum over port hole of the microphone.
  - Do not apply a vacuum when repacking into sealed bags at a rate faster than 0.5 atm/sec.
  - Do not directly expose to vapor phase soldering.

## MATERIALS STATEMENT

Meets the requirements of the European RoHS directive 2011/65/EC as amended.

Meets the requirements of the industry standard IEC 61249-2-21:2003 for halogenated substances and Syntiant Green Materials Standards Policy section on Halogen-Free.

Product is Beryllium Free according to limits specified on the Syntiant Hazardous Material List (HSL for Products).

Ozone depleting substances are not used in the product or the processes used to make the product, including compounds listed in Annex A, B, and C of the "Montreal Protocol on Substances That Deplete the Ozone Layer."

## RELIABILITY SPECIFICATIONS

| Test                      | Description  |
|---------------------------|--|
| Thermal Shock             | 100 cycles of air-air thermal shock from -40°C to +125°C with 15 minute soaks (IEC 68-2-14)                                  |
| High Temperature Storage  | +105°C environment for 1,000 hours (JESD22-A108F)  |
| Low Temperature Storage   | -40°C environment for 1,000 hours (JESD22-A108F)   |
| High Temperature Bias     | +105°C environment while under bias for 1,000 hours (JESD22-A103)  |
| Low Temperature Bias      | -40°C environment while under bias for 1,000 hours (JESD22-A119)   |
| Temperature/Humidity Bias | +85°C/85% R.H. environment while under bias for 1,000 hours (JESD22-A101D.01)  |
| Vibration                 | 16 minutes in each X, Y, Z axis from 20 to 2,000 Hz with peak acceleration of 20g (MIL STD-883e, Method 2007.2, Condition A) |
| ESD-HBM                   | 3 discharges at ±2kV direct contact to I/O pins (ANSI/ESDA/JEDEC JS-001-2014)  |
| ESD-HMM                   | 10 discharges at ±8kV direct contact to lid when unit is grounded (ANSI/ESD SP5.6-2019)                                      |
| ESD-CDM                   | 3 discharges at ±500V (ANSI/ESDA/JEDEC JS-002-2014)  |
| Reflow                    | 5 reflow cycles with peak temperature of +260°C (JEDEC 22-A113I)   |
| Mechanical Shock          | 3 pulses of 12,000g in each of the X, Y, and Z directions (IEC 68-2-27 Test Ea)  |

### NOTES:

Microphones meet all acoustic and electrical specifications before and after reliability testing, except sensitivity which can deviate up to 3dB.

After 3 reflow cycles, the sensitivity of the microphones shall not deviate more than 1 dB from its initial value.

Temperature Storage testing is covered by Temperature Bias testing as  $T_a = T_j$  for Syntiant Microphones.

SPECIFICATION REVISIONS

| Revision | Specification Changes  | Date       |
|----------|--|------------|
| A        | Initial Version approved on ECR 24-5917                                | 2/13/2024  |
| B        | Updated near-ultrasonic SNR. Added 100-12kHz SNR. Updated Tdd and Tdv. | 4/3/2024   |
| B-1      | Syntiant document format update  | 11/25/2024 |
|          |  |            |
|          |  |            |
|          |  |            |
|          |  |            |
|          |  |            |
|          |  |            |
|          |  |            |
|          |  |            |

Information contained herein is subject to change without notice. It may be used by a party at their own discretion and risk. We do not guarantee any results or assume any liability in connection with its use. This publication is not to be taken as a license to operate under any existing patents.